

FIG. 1




FIG. 2a




FIG. 2b

IDbit

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
M	G	OPCODE		S	TST		SRC2			SRC1			DST																		(1)
M	G	OPCODE		TST		IMMED			SRC1			DST																			(2)
M	G	OPCODE		S	TST		SRC2			SRC1			SIGN																		(3)
M	G	OPCODE		S	TST	SHIFT	M REG		SRC1			DST																			(4) 3 / 4
M	G	OPCODE		S	TST	SRC2			SRC1			DST																			(5)
M	OPCODE		T		IMMEDIATE OFFSET				BASE REG			DST																			(6)
M	OPCODE			INDX OP	T	INDX REG		BASE REG		BASE REG		DST																		(7)	

FIG. 3

BIT	31(M)	30(G)	29(G)
REGISTER/ IMMEDIATE	1	0	X
REGISTER/ REGISTER	1	1	0
MAC OPERATIONS	1	1	1

FIG. 4

-63-62-----53---50-49-44-43-38-37---32-31-29-28-----18-17-12-11---6-5-----0-
 10 | OPERATION | BRANCH CONDITION | IMMED | 111 | IMMEDIATE | REG | L1

 10 | OPERATION | SITST | SRC4 | DEST2 | 111 | RESERVED | SRC2 | SRC1 | DEST1 | L2

 10 | OPERATION | SITST | IMMEDIATE | H116 | 111 | IMMEDIATE | LOW16 | SRC1 | DEST1 | L3

FIG. 5